收藏本站
CY28551
......................Document #: 001-05675 Rev. *C Page 4 of 28
Frequency Select Pins (FS[D:A])
To achieve host clock frequency selection, apply the appro-
priate logic levels to FS_A, FS_B, FS_C, and FS_D inputs
prior to VTT_PWRGD# assertion (as seen by the clock synthe-
sizer). When VTT_PWRGD# is sampled LOW by the clock
chip (indicating processor VTT voltage is stable), the clock
chip samples the FS_A, FS_B, FS_C, and FS_D input values.
For all logic levels of FS_A, FS_B, FS_C, FS_D, and FS_E,
VTT_PWRGD# employs a one-shot functionality, in that once
a valid LOW on VTT_PWRGD# has been sampled, all further
VTT_PWRGD#, FS_A, FS_B, FS_C, and FS_D transitions will
be ignored, except in test mode.
Serial Data Interface
To enhance the flexibility and function of the clock synthesizer,
a two-signal serial interface is provided. Through the Serial
Data Interface, various device functions, such as individual
clock output buffers, can be individually enabled or disabled.
The registers associated with the Serial Data Interface
initialize to their default setting upon power-up, and therefore
use of this interface is optional. Clock device register changes
are normally made upon system initialization, if any are
required. The interface cannot be used during system
operation for power management functions.
Data Protocol
The clock driver serial protocol accepts byte write, byte read,
block write, and block read operations from the controller. For
block write/read operation, the bytes must be accessed in
sequential order from lowest to highest byte (most significant
bit first) with the ability to stop after any complete byte has
been transferred. For byte write and byte read operations, the
system controller can access individually indexed bytes. The
offset of the indexed byte is encoded in the command code,
as described in Table 2.
The block write and block read protocol is outlined in Table 3,
while Table 4 outlines the corresponding byte write and byte
read protocol. The slave receiver address is 11010010 (D2h).
Table 1. Frequency Select Table
FSD
FSC
FSB
FSA
Frequency Table (ROM)
FSEL3 FSEL2
FSEL1 FSEL0
CPU0
CPU1
SRC
LINK
PCI
CPU VCO
CPU PLL
Gear
Constant
(G)
CPU
M
CPU
N
PCIE
VCO
SRC PLL
Gear
Constant
PCIE
M
PCIE
N
0
266.6666667 266.6666667
100
66.6667
33.3333
800
80
60
200
800
30
60
200
0
1
133.3333333 133.3333333
100
66.6667
33.3333
800
40
60
200
800
30
60
200
0
1
0
200
100
66.6667
33.3333
800
60
200
800
30
60
200
0
1
166.6666667 166.6666667
100
66.6667
33.3333 666.6666667
60
63
175
800
30
60
200
0
1
0
333.3333333 333.3333333
100
66.6667
33.3333 666.6666667
120
63
175
800
30
60
200
0
1
0
1
100
66.6667
33.3333
800
30
60
200
800
30
60
200
0
1
0
400
100
66.6667
33.3333
800
120
60
200
800
30
60
200
0
1
200
250
100
66.6667
33.3333
1000
60
250
800
30
60
200
1
0
266.6666667 266.6666667
100 133.3333 33.3333
800
80
60
200
800
30
60
200
1
0
1
133.3333333 133.3333333
100 133.3333 33.3333
800
40
60
200
800
30
60
200
1
0
1
0
200
100 133.3333 33.3333
800
60
200
800
30
60
200
1
0
1
166.6666667 166.6666667
100 133.3333 33.3333 666.6666667
60
63
175
800
30
60
200
1
0
333.3333333 333.3333333
100 133.3333 33.3333 666.6666667
120
63
175
800
30
60
200
1
0
1
100
100 133.3333 33.3333
800
30
60
200
800
30
60
200
1
0
400
100 133.3333 33.3333
800
120
60
200
800
30
60
200
1
200
250
100 133.3333 33.3333
1000
60
250
800
30
60
200
Table 2. Command Code Definition
Bit
Description
7
0 = Block read or block write operation, 1 = Byte read or byte write operation
(6:0)
Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be
'0000000'
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
CY2SSTV855ZXI IC CLOCK DIFFDRV PLL DDR 28TSSOP
CY2SSTV857ZXI-27 IC CLK DDR266/333BUF1:10 48TSSOP
CY2SSTV857ZXI-32 IC CLK DDR266/333BUF1:10 48TSSOP
CY505YC64DT IC CLK CK505 BROADWATER 64TSSOP
CYW150OXC IC CLOCK 440BX AGP 56SSOP
CYW173SXC IC CLK GEN TAPE DRV 4CH 16SOIC
CYW305OXC IC CLOCK W305 SOLANO 56SSOP
DAC5674IPHPG4 IC DAC 14BIT 400MSPS 48-HTQFP
相关代理商/技术参数
CY28551LFXC-3 功能描述:时钟发生器及支持产品 Universal System Clk Intel AMD SiS Via RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CY28551LFXC-3T 功能描述:时钟发生器及支持产品 Universal System Clk Intel AMD SiS Via RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CY28551LFXCT 功能描述:时钟发生器及支持产品 Universal System Clk Intel AMD SiS Via RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CY2862-000 制造商:TE Connectivity 功能描述:82A0111-4-9-G110
CY2863-000 制造商:TE Connectivity 功能描述:82A0111-8-9-G110 - Bulk
CY28800 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:100-MHz Differential Buffer for PCI Express and SATA
CY28800OXC 功能描述:时钟缓冲器 PCI Express & Sata Diff Buffer 100MHz RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel
CY28800OXCT 功能描述:时钟缓冲器 PCI Express & Sata Diff Buffer 100MHz RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel